"Testing the Test Bench" - UVM - Universal Verification Methodology

The Universal Verification Methodology (UVM) is a standardized hybrid methodology for verifying complex design in the semiconductor i...



The Universal Verification Methodology (UVM) is a standardized hybrid methodology for verifying complex design in the semiconductor industry. It has superseded the Open Verification Methodology which was an Open Source verification methodology was supported by both Cadence and Mentor. UVM has full industry-wide support and standardized under the Accellera Systems Initiative. In this article, we describe in detail the differences between the Open Verification Methodology (version2.1.2) and the Universal Verification Methodology (version 1.b). It is intended to help engineers to understand the implications of moving from OVM to UVM.


Advantages of UVM


 
UVM (Universal Verification Methodology) is a standardized methodology for verifying the both complex & simple digital design in simple way.

UVM Features:
  • First methodology & second collection of class libraries for Automation
  • Reusability through testbench
  • Plug & Play of verification IPs
  • Generic Testbench Development
  • Vendor & Simulator Independent
  • Smart Testbench i.e. generate legal stimulus as from pre-planned coverage plan
  • Support CDV –Coverage Driven Verification
  • Support CRV –Constraint Random Verification
  • UVM standardized under the Accellera System Initiative
  • Register modeling
  • Always tied to a given hardware(DUT Interface) Or a TLM port 
  • Having phasing mechanism for control the behavior of simulation 
  • Configuration Component Topology

Name

background,4,ee,12,new,4,
ltr
item
RajEngineer.com - Analog, Digital, Mixed-Signal, PCB, Electrical Design Engineering: "Testing the Test Bench" - UVM - Universal Verification Methodology
"Testing the Test Bench" - UVM - Universal Verification Methodology
RajEngineer.com - Analog, Digital, Mixed-Signal, PCB, Electrical Design Engineering
https://www.rajengineer.com/2016/10/testing-test-bench-uvm-universal.html
https://www.rajengineer.com/
https://www.rajengineer.com/
https://www.rajengineer.com/2016/10/testing-test-bench-uvm-universal.html
true
6766059806102944349
UTF-8
Loaded All Posts Not found any posts VIEW ALL Readmore Reply Cancel reply Delete By Home PAGES POSTS View All RECOMMENDED FOR YOU LABEL ARCHIVE SEARCH ALL POSTS Not found any post match with your request Back Home Sunday Monday Tuesday Wednesday Thursday Friday Saturday Sun Mon Tue Wed Thu Fri Sat January February March April May June July August September October November December Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec just now 1 minute ago $$1$$ minutes ago 1 hour ago $$1$$ hours ago Yesterday $$1$$ days ago $$1$$ weeks ago more than 5 weeks ago Followers Follow THIS PREMIUM CONTENT IS LOCKED STEP 1: Share. STEP 2: Click the link you shared to unlock Copy All Code Select All Code All codes were copied to your clipboard Can not copy the codes / texts, please press [CTRL]+[C] (or CMD+C with Mac) to copy